QSysArch - Quantum Computer System Architecture
Home
About
Posts
Illustrations
QPUs
🇫🇷
🇷🇴
🇭🇰
🇩🇪
🇯🇵
🇨🇳
🇪🇸
Posts
Jul 18, 2026
QEC: Quantum Error Corrected Logical Qubit (part 1)
Jul 10, 2026
Semiconductor Metrology: Atomic Scale Measurements
Jun 28, 2026
xPUs: AI Inference Hardware Acceleration MicroArchitectures
Jun 14, 2026
Qubit Modalities: Transmon QPU Architecture
Mar 28, 2026
General Matrix Multiplication (GEMM) Kernels
Mar 22, 2026
Capacity and Efficiency Engineering
Dec 12, 2025
Tensor Processing Unit (TPU): High Level System Architecture
Dec 6, 2025
Python AST rewriting: compiling without lowering
Nov 30, 2025
Organizing Complexity: more architecture, less plumbing
Nov 28, 2025
Neuromorphic ICs: High Level System Architecture
Nov 16, 2025
GPU Compiler Architecture: CUDA, Triton & DeepSeek
Nov 8, 2025
Pulse Shaping: The DRAG Pulse
Oct 28, 2025
NVQLink: Nvdia's GPU–Quantum Unified System Architecture
Oct 26, 2025
QRAM as the Quantum Bit Array
Oct 18, 2025
GPUDirect RDMA: The life of a RoCE packet
Oct 8, 2025
Quantum Error Correction: The life of a qubit
Oct 5, 2025
Cryogenic computers and controllers
Sep 28, 2025
Which machine for Quantum Algorithms?
Sep 23, 2025
3 blue 1 brown: Grover's Algorithm
Sep 22, 2025
RoCEv2: InfiniBand Transport Protocol
Sep 21, 2025
Quantum Entity Component System
Sep 16, 2025
The confusing world of RDMA & InfiniBand
Sep 14, 2025
Rust secret sauce: more precise types?
Sep 12, 2025
Using AI to improve quantum systems
Aug 18, 2025
Where's my qubit?
Aug 8, 2025
Gettting started with qsysarch.com